DATA SHEET

NEC

MOS INTEGRATED CIRCUIT
μ**PD448012-X**

8M-BIT CMOS STATIC RAM
512K-WORD BY 16-BIT
EXTENDED TEMPERATURE OPERATION

Description

The μPD448012-X is a high speed, low power, 8,388,608 bits (524,288 words by 16 bits) CMOS static RAM.

The μPD448012-X has two chip enable pins (/CE1, CE2) to extend the capacity.

The μPD448012-X is packed in 48-pin PLASTIC TSOP (I) (Normal bent).

Features

- 524,288 words by 16 bits organization
★ - Fast access time: 55, 70, 85, 100, 120 ns (MAX.)
- Byte data control: /LB (I/O1 - I/O8), /UB (I/O9 - I/O16)
★ - Low voltage operation

  (B version: V_{CC} = 2.7 to 3.6 V, C version: V_{CC} = 2.2 to 3.6 V)

- Low V_{CC} data retention : 1.0 V (MIN.)
- Operating ambient temperature: T_A = −25 to +85°C
- Output Enable input for easy application
- Two Chip Enable inputs: /CE1, CE2

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating ambient temperature °C	Supply current		
				At operating mA (MAX.)	At standby μA (MAX.)	At data retention μA (MAX.)
★ μPD448012-BxxX	55, 70, 85, 100	2.7 to 3.6	−25 to +85	45 **Note**	15	6
★ μPD448012-CxxX	70, 85, 100, 120	2.2 to 3.6		45		

★ **Note** Cycle time $\geq$ 70 ns, μPD448012-B55X : 50 mA

The mark ★ shows major revised points.

© NEC Corporation **1999**

★ **Ordering Information**

| Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
*μ*PD448012GY-B55X-MJH	48-pin PLASTIC TSOP (I) (12x18) (Normal bent)	55	2.7 to 3.6	−25 to +85	B version
*μ*PD448012GY-B70X-MJH		70			
*μ*PD448012GY-B85X-MJH		85			
*μ*PD448012GY-B10X-MJH		100			
*μ*PD448012GY-C70X-MJH		70	2.2 to 3.6		C version
*μ*PD448012GY-C85X-MJH		85			
*μ*PD448012GY-C10X-MJH		100			
*μ*PD448012GY-C12X-MJH		120			

★ **Pin Configuration (Marking Side)**

/xxx indicates active low signal.

48-pin PLASTIC TSOP (I) (12x18) (Normal bent)

[μPD448012GY-BxxX-MJH]

[μPD448012GY-CxxX-MJH]

A15	1	48	A16
A14	2	47	NC
A13	3	46	GND
A12	4	45	I/O16
A11	5	44	I/O8
A10	6	43	I/O15
A9	7	42	I/O7
A8	8	41	I/O14
NC	9	40	I/O6
NC	10	39	I/O13
/WE	11	38	I/O5
CE2	12	37	Vcc
NC	13	36	I/O12
/UB	14	35	I/O4
/LB	15	34	I/O11
A18	16	33	I/O3
A17	17	32	I/O10
A7	18	31	I/O2
A6	19	30	I/O9
A5	20	29	I/O1
A4	21	28	/OE
A3	22	27	GND
A2	23	26	/CE1
A1	24	25	A0

A0 - A18	:	Address inputs
I/O1 - I/O16	:	Data inputs / outputs
/CE1, CE2	:	Chip Enable 1, 2
/WE	:	Write Enable
/OE	:	Output Enable
/LB, /UB	:	Byte data select
Vcc	:	Power supply
GND	:	Ground
NC	:	No Connection

Remark   Refer to **Package Drawing** for the 1-pin index mark.

Block Diagram

Vcc
GND

A0 | A18 → Address buffer → Row decoder → Memory cell array 8,388,608 bits

I/O1 - I/O8
I/O9 - I/O16

Input data controller

Sense amplifier / Switching circuit
Column decoder

Output data controller

Address buffer

/CE1
CE2
/LB
/UB
/WE
/OE

Truth Table

/CE1	CE2	/OE	/WE	/LB	/UB	Mode	I/O		Supply current
							I/O1 - I/O8	I/O9 - I/O16	
H	×	×	×	×	×	Not selected	High impedance	High impedance	I_{SB}
×	L	×	×	×	×				
L	H	H	H	×	×	Output disable	High impedance	High impedance	I_{CCA}
		L	H	L	L	Word read	D_{OUT}	D_{OUT}	
				L	H	Lower byte read	D_{OUT}	High impedance	
				H	L	Upper byte read	High impedance	D_{OUT}	
		×	L	L	L	Word write	D_{IN}	D_{IN}	
				L	H	Lower byte write	D_{IN}	High impedance	
				H	L	Upper byte write	High impedance	D_{IN}	
×	×	×	×	H	H	Not selected	High impedance	High impedance	I_{SB}

Remark × : V_{IH} or V_{IL}

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V_{CC}		-0.5 [Note] to $+4.0$	V
Input / Output voltage	V_T		-0.5 [Note] to $V_{CC} + 0.4$ (4.0 V MAX.)	V
Operating ambient temperature	T_A		-25 to $+85$	°C
Storage temperature	T_{stg}		-55 to $+125$	°C

Note -3.0 V (MIN.) (Pulse width : 30 ns)

Caution   **Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.**

★   **Recommended Operating Conditions**

Parameter	Symbol	Condition	μPD448012-BxxX		μPD448012-CxxX		Unit
			MIN.	MAX.	MIN.	MAX.	
Supply voltage	V_{CC}		2.7	3.6	2.2	3.6	V
High level input voltage	V_{IH}	$2.7 \text{ V} \leq V_{CC} \leq 3.6 \text{ V}$	2.4	$V_{CC} + 0.4$	2.4	$V_{CC} + 0.4$	V
		$2.2 \text{ V} \leq V_{CC} < 2.7 \text{ V}$	–	–	2.0	$V_{CC} + 0.3$	
Low level input voltage	V_{IL}		-0.3 [Note]	$+0.5$	-0.3 [Note]	$+0.3$	V
Operating ambient temperature	T_A		-25	$+85$	-25	$+85$	°C

Note -1.5 V (MIN.) (Pulse width: 30 ns)

Capacitance ($T_A = 25°C$, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	$V_{IN} = 0 \text{ V}$			8	pF
Input / Output capacitance	$C_{I/O}$	$V_{I/O} = 0 \text{ V}$			10	pF

Remarks 1. V_{IN} : Input voltage, $V_{I/O}$: Input / Output voltage

      2.   These parameters are not 100% tested.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

| Parameter	Symbol	Test condition		$V_{CC} \geq 2.7$ V			Unit
				μPD448012-BxxX			
				MIN.	TYP.	MAX.	
Input leakage current	I_{LI}	$V_{IN} = 0$ V to V_{CC}		−1.0		+1.0	μA
I/O leakage current	I_{LO}	$V_{I/O} = 0$ V to V_{CC}, /CE1 = V_{IH} or CE2 = V_{IL} or /WE = V_{IL} or /OE = V_{IH}		−1.0		+1.0	μA
★ ★ Operating supply current	I_{CCA1}	/CE1 = V_{IL}, CE2 = V_{IH}, Minimum cycle time, $I_{I/O} = 0$ mA	Cycle time = 55 ns		−	50	mA
			Cycle time $\geq$ 70 ns		−	45	
★	I_{CCA2}	/CE1 = V_{IL}, CE2 = V_{IH}, $I_{I/O} = 0$ mA, Cycle time = ∞			−	4	
★	I_{CCA3}	/CE1 $\leq$ 0.2 V, CE2 $\geq$ V_{CC} − 0.2 V, Cycle time = 1 μs, $I_{I/O} = 0$ mA, $V_{IL} \leq 0.2$ V, $V_{IH} \geq V_{CC} - 0.2$ V			−	6	
Standby supply current	I_{SB}	/CE1 = V_{IH} or CE2 = V_{IL} or /LB = /UB = V_{IH}			−	0.6	mA
	I_{SB1}	/CE1 $\geq$ V_{CC} − 0.2 V, CE2 $\geq$ V_{CC} − 0.2 V			1.0	15	μA
	I_{SB2}	CE2 $\leq$ 0.2 V			1.0	15	
	I_{SB3}	/LB = /UB $\geq$ V_{CC} − 0.2 V, /CE1 $\leq$ 0.2 V, CE2 $\geq$ V_{CC} − 0.2 V			1.0	15	
High level output voltage	V_{OH}	$I_{OH} = -0.5$ mA		2.4			V
Low level output voltage	V_{OL}	$I_{OL} = 1.0$ mA				0.4	V

Remarks 1. V_{IN} : Input voltage, $V_{I/O}$: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.

★ **DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)**

Parameter	Symbol	Test condition		$V_{CC} \geq 2.2$ V μPD448012-CxxX MIN.	TYP.	MAX.	Unit
Input leakage current	I_{LI}	$V_{IN} = 0$ V to V_{CC}		−1.0		+1.0	μA
I/O leakage current	I_{LO}	$V_{I/O} = 0$ V to V_{CC}, /CE1 = V_{IH} or CE2 = V_{IL} or /WE = V_{IL} or /OE = V_{IH}		−1.0		+1.0	μA
Operating supply current	I_{CCA1}	/CE1 = V_{IL}, CE2 = V_{IH}, Minimum cycle time, $I_{I/O} = 0$ mA			−	45	mA
			$V_{CC} \leq 2.7$ V		−	30	
	I_{CCA2}	/CE1 = V_{IL}, CE2 = V_{IH}, $I_{I/O} = 0$ mA, Cycle time = ∞			−	4	
			$V_{CC} \leq 2.7$ V		−	2	
	I_{CCA3}	/CE1 ≤ 0.2 V, CE2 ≥ V_{CC} − 0.2 V, Cycle time = 1 μs, $I_{I/O} = 0$ mA, $V_{IL} \leq 0.2$ V, $V_{IH} \geq V_{CC}$ − 0.2 V			−	6	
			$V_{CC} \leq 2.7$ V		−	5	
Standby supply current	I_{SB}	/CE1 = V_{IH} or CE2 = V_{IL} or /LB = /UB = V_{IH}			−	0.6	mA
			$V_{CC} \leq 2.7$ V		−	0.6	
	I_{SB1}	/CE1 ≥ V_{CC} − 0.2 V, CE2 ≥ V_{CC} − 0.2 V			1.0	15	μA
			$V_{CC} \leq 2.7$ V		0.9	13	
	I_{SB2}	CE2 ≤ 0.2 V			1.0	15	
			$V_{CC} \leq 2.7$ V		0.9	13	
	I_{SB3}	/LB = /UB ≥ V_{CC} − 0.2 V, /CE1 ≤ 0.2 V, CE2 ≥ V_{CC} − 0.2 V			1.0	15	
			$V_{CC} \leq 2.7$ V		0.9	13	
High level output voltage	V_{OH}	$I_{OH} = -0.5$ mA		2.4			V
			$V_{CC} \leq 2.7$ V	1.8			
Low level output voltage	V_{OL}	$I_{OL} = 1.0$ mA				0.4	V

Remarks 1. V_{IN} : Input voltage, $V_{I/O}$: Input / Output voltage

         2. These DC characteristics are in common regardless of product classification.

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

★ **AC Test Conditions**

[µPD448012-B55X, µPD448012-B70X, µPD448012-B85X, µPD448012-B10X]

Input Waveform (Rise and Fall Time ≤ 5 ns)

```
0.9Vcc ─────────────────┐         ┌─────────────────┐         ┌──────────
                         X  Vcc/2 ◄─── Test points ──► Vcc/2  X
0.1Vcc ─────────────────┘         └─────────────────┘         └──────────
```

Output Waveform

```
        ─────────────────┐         ┌─────────────────┐         ┌──────────
                          X  Vcc/2 ◄─── Test points ──► Vcc/2  X
        ─────────────────┘         └─────────────────┘         └──────────
```

Output Load

1TTL + 50 pF

[µPD448012-C70X, µPD448012-C85X, µPD448012-C10X, µPD448012-C12X]

Input Waveform (Rise and Fall Time ≤ 5 ns)

```
0.9Vcc ─────────────────┐         ┌─────────────────┐         ┌──────────
                         X  Vcc/2 ◄─── Test points ──► Vcc/2  X
0.1Vcc ─────────────────┘         └─────────────────┘         └──────────
```

Output Waveform

```
        ─────────────────┐         ┌─────────────────┐         ┌──────────
                          X  Vcc/2 ◄─── Test points ──► Vcc/2  X
        ─────────────────┘         └─────────────────┘         └──────────
```

Output Load

1TTL + 30 pF

Read Cycle (1/2) (B version)

Parameter	Symbol	$V_{CC} \geq 2.7$ V								Unit	Condition
		μPD448012 -B55X		μPD448012 -B70X		μPD448012 -B85X		μPD448012 -B10X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	55		70		85		100		ns	
Address access time	t_{AA}		55		70		85		100	ns	**Note 1**
/CE1 access time	t_{CO1}		55		70		85		100	ns	
CE2 access time	t_{CO2}		55		70		85		100	ns	
/OE to output valid	t_{OE}		30		35		40		50	ns	
/LB, /UB to output valid	t_{BA}		55		70		85		100	ns	
Output hold from address change	t_{OH}	10		10		10		10		ns	
/CE1 to output in low impedance	t_{LZ1}	10		10		10		10		ns	**Note 2**
CE2 to output in low impedance	t_{LZ2}	10		10		10		10		ns	
/OE to output in low impedance	t_{OLZ}	0		0		0		0		ns	
/LB, /UB to output in low impedance	t_{BLZ}	10		10		10		10		ns	
/CE1 to output in high impedance	t_{HZ1}		20		25		30		35	ns	
CE2 to output in high impedance	t_{HZ2}		20		25		30		35	ns	
/OE to output in high impedance	t_{OHZ}		20		25		30		35	ns	
/LB, /UB to output in high impedance	t_{BHZ}		20		25		30		35	ns	

Notes 1. The output load is 1TTL + 50 pF.

　　　　2. The output load is 1TTL + 5 pF.

Read Cycle (2/2) (C version)

Parameter	Symbol	$V_{CC} \geq 2.2$ V								Unit	Condition
		μPD448012 -C70X		μPD448012 -C85X		μPD448012 -C10X		μPD448012 -C12X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	70		85		100		120		ns	
Address access time	t_{AA}		70		85		100		120	ns	**Note 1**
/CE1 access time	t_{CO1}		70		85		100		120	ns	
CE2 access time	t_{CO2}		70		85		100		120	ns	
/OE to output valid	t_{OE}		35		40		50		60	ns	
/LB, /UB to output valid	t_{BA}		70		85		100		120	ns	
Output hold from address change	t_{OH}	10		10		10		10		ns	
/CE1 to output in low impedance	t_{LZ1}	10		10		10		10		ns	**Note 2**
CE2 to output in low impedance	t_{LZ2}	10		10		10		10		ns	
/OE to output in low impedance	t_{OLZ}	0		0		0		0		ns	
/LB, /UB to output in low impedance	t_{BLZ}	10		10		10		10		ns	
/CE1 to output in high impedance	t_{HZ1}		25		30		35		40	ns	
CE2 to output in high impedance	t_{HZ2}		25		30		35		40	ns	
/OE to output in high impedance	t_{OHZ}		25		30		35		40	ns	
/LB, /UB to output in high impedance	t_{BHZ}		25		30		35		40	ns	

Notes 1. The output load is 1TTL + 30 pF.

　　　　2. The output load is 1TTL + 5 pF.

Read Cycle Timing Chart

Remark   In read cycle, /WE should be fixed to high level.

Write Cycle (1/2) (B version)

Parameter	Symbol	Vcc ≥ 2.7 V								Unit	Condition
		*μ*PD448012 -B55X		*μ*PD448012 -B70X		*μ*PD448012 -B85X		*μ*PD448012 -B10X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	55		70		85		100		ns	
/CE1 to end of write	tcw1	50		55		70		80		ns	
CE2 to end of write	tcw2	50		55		70		80		ns	
/LB, /UB to end of write	tBW	50		55		70		80		ns	
Address valid to end of write	tAW	50		55		70		80		ns	
Address setup time	tAS	0		0		0		0		ns	
Write pulse width	twP	45		50		55		60		ns	
Write recovery time	twR	0		0		0		0		ns	
Data valid to end of write	tDW	25		30		35		40		ns	
Data hold time	tDH	0		0		0		0		ns	
/WE to output in high impedance	twHZ		20		25		30		35	ns	**Note**
Output active from end of write	tow	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Write Cycle (2/2) (C version)

Parameter	Symbol	Vcc ≥ 2.2V								Unit	Condition
		*μ*PD448012 -C70X		*μ*PD448012 -C85X		*μ*PD448012 -C10X		*μ*PD448012 -C12X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		120		ns	
/CE1 to end of write	tcw1	55		70		80		100		ns	
CE2 to end of write	tcw2	55		70		80		100		ns	
/LB, /UB to end of write	tBW	55		70		80		100		ns	
Address valid to end of write	tAW	55		70		80		100		ns	
Address setup time	tAS	0		0		0		0		ns	
Write pulse width	twP	50		55		60		85		ns	
Write recovery time	twR	0		0		0		0		ns	
Data valid to end of write	tDW	30		35		40		60		ns	
Data hold time	tDH	0		0		0		0		ns	
/WE to output in high impedance	twHZ		25		30		35		40	ns	**Note**
Output active from end of write	tow	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Write Cycle Timing Chart 1 (/WE Controlled)

Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remarks 1. Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

2. If /CE1 changes to low level at the same time or after the change of /WE to low level, or if CE2 changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.

Write Cycle Timing Chart 2 (/CE1 Controlled)

Cautions 1. **During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.**

2. **Do not input data to the I/O pins while they are in the output state.**

Remark Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

Write Cycle Timing Chart 3 (CE2 Controlled)

Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

   2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

Write Cycle Timing Chart 4 (/LB, /UB Controlled)

Cautions 1. During address transition, at least one of pins /CE1, CE2, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1, /WE, /LB and/or /UB, and a high level CE2.

★ **Low Vcc Data Retention Characteristics (T$_A$ = –25 to +85ºC)**

Parameter	Symbol	Test Condition	Vcc ≥ 2.7 V μPD448012 -B××X			Vcc ≥ 2.2 V μPD448012 -C××X			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention supply voltage	V$_{CCDR1}$	/CE1 ≥ Vcc – 0.2 V, CE2 ≥ Vcc – 0.2 V	1.0		3.6	1.0		3.6	V
	V$_{CCDR2}$	CE2 ≤ 0.2 V	1.0		3.6	1.0		3.6	
	V$_{CCDR3}$	/LB = /UB ≥ Vcc – 0.2 V, /CE1 ≤ 0.2 V, CE2 ≥ Vcc – 0.2 V	1.0		3.6	1.0		3.6	
Data retention supply current	I$_{CCDR1}$	Vcc = 1.5 V, /CE1 ≥ Vcc – 0.2 V, CE2 ≥ Vcc – 0.2 V		0.5	6.0		0.5	6.0	μA
	I$_{CCDR2}$	Vcc = 1.5 V, CE2 ≤ 0.2 V		0.5	6.0		0.5	6.0	
	I$_{CCDR3}$	Vcc = 1.5 V, /LB = /UB ≥ Vcc – 0.2 V, /CE1 ≤ 0.2 V, CE2 ≥ Vcc – 0.2 V		0.5	6.0		0.5	6.0	
Chip deselection to data retention mode	t$_{CDR}$		0			0			ns
Operation recovery time	t$_R$		t$_{RC}$**Note**			t$_{RC}$**Note**			ns

Note t$_{RC}$: Read cycle time

Data Retention Timing Chart

(1) /CE1 Controlled

★ **Note** B version : 2.7 V, C version : 2.2 V

Remark On the data retention mode by controlling /CE1, the input level of CE2 must be ≥ Vcc − 0.2 V or ≤ 0.2 V. The other pins (Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.

(2) CE2 Controlled

★ **Note** B version : 2.7 V, C version : 2.2 V

Remark On the data retention mode by controlling CE2, the other pins (/CE1, Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.

(3) /LB, /UB Controlled

★ **Note** B version : 2.7 V, C version : 2.2 V

Remark On the data retention mode by controlling /LB and /UB, the input level of /CE1 and CE2 must be ≥ Vcc – 0.2 V or ≤ 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

Package Drawing

48-PIN PLASTIC TSOP(I) (12x18)

detail of lead end

NOTES

1. Each lead centerline is located within 0.10 mm of
   its true position (T.P.) at maximum material condition.

2. "A" excludes mold flash. (Includes mold flash : 12.4 mm MAX.)

ITEM	MILLIMETERS
A	12.0±0.1
B	0.45 MAX.
C	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
I	16.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
M	0.10
N	0.10
P	18.0±0.2
Q	$3°{}^{+5°}_{-3°}$
R	0.25
S	0.60±0.15

S48GY-50-MJH1-1

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the *µ*PD448012-X.

★ **Types of Surface Mount Device**

*µ*PD448012GY-BxxX-MJH : 48-pin PLASTIC TSOP (I) (12x18) (Normal bent)
*µ*PD448012GY-CxxX-MJH : 48-pin PLASTIC TSOP (I) (12x18) (Normal bent)

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① **PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② **HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ **STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.